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Abstract-We developed a sourceidrain contact (S/D) resistance 
model for silicided thin-film SO1 MOSFET's. and analyzed its 
dependence on device parameters considering the variation in the 
thickness of the silicide and residual SO1 layers due to silicidation. 
The S/D resistance is insensitive to the silicide thickness over 
a wide range of thicknesses: however, it increases significantly 
when the silicide thickness is less than one hundredth of initial 
SO1 thickness, and when almost all the SO1 layer is silicided. To 
obtain a low S/D resistance, the specific contact resistance must 
be reduced, that is, the doping concentration at the silicide-SO1 
interface must be more than 10"1 ( ~ i i ~  '. 
I. INTRODUCTION 
HIN-film SO1 MOSFET's are free from the scaling limits T of bulk MOSFET's [ l]-[S 1. Furthermore, the gate tightly 
controls the potential in the channel region, leading to the 
high transconductance and large subthreshold slope, which are 
veritied with theoretical and experimental analysis [6]-[ 121. 
The above superb characteristics of SO1 MOSFET's are 
enhanced when the SO1 is thin, however this increases parasitic 
source/drain (S/D) resistance. Silicidation of the source and 
drain is required to compensate for the increased resistance. 
The silicidation of the source/drain regions is also invoked 
with bulk MOSFET's because a shallow junction is required 
to suppress short channel effects as the gate length decreases. 
Berger et r r l .  modeled the contact resistance in the source/drain 
contact regions as a transmission line [ 131, and Scott developed 
the transmission line model (TLM) for a silicided source/drain 
structure and analyzed the characteristics thoroughly [ 141. 
Although Scott's model is also applicable to SO1 MOS- 
FET's (Fig. I ) ,  the SO1 device has its unique subjects: the 
consumed silicon layer is limited by the initial SO1 thickness; 
a side contact source/drain structure (Fig. 2 )  is also possible, 
unlike bulk MOSFET's. Furthermore, Scott's TML model as- 
sumes that the resistance of side contact region l&f (Fig. I(b)) 
is infinite, and overestimates the S/D resistance in some cases 
as shown later. 
We developed Scott's TML model so that it includes a finite 
side contact resistance and is applicable to the side contact 
structure, and then systematically analyzed the dependence of 
the parasitic S/D resistance on device parameters relevant to 
thin-tilm SO1 MOSFET's. 
In this paper, we call the structure I (Fig. I )  surface contact, 
and the structure I1 (Fig. 2) side contact. 
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Fig. 1 .  
equivalent circuit. 
Structure I (a) Structure of surface contact source/drain. and (b) its 
11. CONTACT RESISTANCE MODEL 
We considered a source/drain silicidation process in which 
metal M is deposited on silicon, and then silicide MSi, is 
formed, which is expressed by a chemical reactive equation as 
The silicide thickness, d,,,, , and the consumed SO1 thickness, 
tl,., are related as follows (Fig. I(a)): 
where 'nsL and n,,,,, are the density of silicon and silicide. The 
residual SO1 thickness d,, is 
(x) I X-93X3/94$04.00 0 I994 IEEE 
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Structure 11 (a) Structure of side contact source/drain, and (b) its 
We defined the following resistances to clarify the deriva- 
tion: 
where W is the device width, pms and ps are the resistivity 
of the silicide and SO1 layers, and pc ,  pci, and p c f  are the 
specific contact resistances of the regions shown in Figs. l(b) 
and 2(b). We assume that the resisitivities are constant, which 
means that the doping concentration in the SO1 region is 
uniform. Although this is a good approximation for thin- 
film SO1 devices, it is obviously invalid for thick-film SO1 
devices and bulk MOSFET's. We focused on thin-film SO1 
MOSFET's, but will show later how to modify the treatment 
for nonuniform doping profiles. 
We studied Ti& which is the most commonly used material 
in modem VLSI technology, and shows the nominal value of 
the physical parameters in Table I [15]. For simplicity, we 
assumed that pc; and pcf equal to pc. Although p, and pc are 
functions of the doping concentration, N D ,  we used a p, of 
and R cm2 which Cl cm and a pc of between 
TABLE I 
NOMINAL PHYSICAL PARAMETERS 
are typical values for practical high doping concentration 
regions. 
In the equivalent circuit for the surface contact structure 
(Fig. l(b)), 
R dRm, = R,,Ax; dR, = R,Ax; dR - 2. ( 5 )  
As stated by Berger and Scott [13], [14], the use of a 
transmission line model requires the following assumptions: 
1) the current through the interface between the two layers 
is vertical, 
2) the thicknesses of the silicide and residual SO1 layers are 
both enough infinetesimally small so that we can assume 
parallel one-dimensional current flow in each layer, and 
3) the contact is ohmic. 
We derived differential equations and the boundary con- 
ditions similar to those in [14], but with different boundary 
conditions at 2 3  = L3 and different notations (Appendix). We 
obtained (see bottom of page) where 
- Ax 
(7) 
and 
L3 Rms+Rs . 
a tanh (aL1) 1 1 ;  R1= 
Ro = 
-+- 
&, Rs 
R1 
RS R,  
2 - p  RI 
R ,  
P- cosh (PL2) + sinh ( P I . 2 )  
P- sinh (PL2) + cosh (PL2) 
(9) R -  
When R,f is infinite, (6) reduces to (see bottom of the 
following page) which is Scott's TLM model [ 141 as expected. 
Furthermore, when Rm, is zero, (10) reduces to 
which is the Berger's TML model [13] with a contact length 
of L1 + L2 + L3 instead of La. 
2ay,,yS + cy(r2, + r:)cosh(aL3) + 
a2ymsys + sinh (aL3) + 
Rc f R2 "') 
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Fig. 3. Relationship between silicide, consumed SOI, and residual SO1 
thicknesses. 
As the SO1 thickness decreases, the process for opening the 
contact hole may unintentionally etch away the SO1 layer, and 
form the side contact structure (Fig. 2). SO1 devices, however, 
unlike bulk SO1 MOSFET’s, readily operate with the side 
contact structure since there are no junction under the S / D  
regions. We therefore evaluated the S / D  resistance of the side 
contact device structure (Fig. 2). 
The equivalent circuit model relevant to the side contact 
structure as shown in Fig. 2(b) leads to (see bottom of page). 
When Rc, and RCf are infinite and &, is zero, (12) also 
reduces to Berger’s TML model with the contact length of 
L3 as 
111. RESULTS AND DISCUSSION 
For TiSi2 d, is almost the same as d, (Fig. 3), that is, the 
volume expansion during the silicidation is quite small. 
When the source/drain regions are silicided, the S / D  resis- 
tance is insensitive to Lp (Fig. 4) because the effective contact 
length is L1+ La+ L3 instead of L2. L2 should, therefore, be as 
short as possible in bulk MOSFET’s to reduce the source/drain 
capacitance. However, since increasing L2 does not increase 
the capacitance of SO1 MOSFET’s, La should be chosen to 
improve the process reliability. 
When source/drain regions are not silicided, the S / D  resis- 
tance depends on La (Fig. 4). The critical length, L2,, at which 
the S / D  resistance begins to increase is given by 1/p [ 131. Lac 
indicates how the current spreads to reduce the resistance and 
is the point at which the resistance is (e2 + 1)/(e2 - l), that 
0- 
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Fig. 4. Dependence of S / D  resistance on L2. 
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Fig. 5. Dependence of S / D  resistance on L3. 
is, 1.3 times the resistance with infinite La. Lp, is 0.71 pm 
for pc = 
When the source/drain regions are silicided, the S / D  re- 
sistance does not depend on L3 for p, = 10-7Rcm2, but 
it does on L3 for pc = 10%cm2 (Fig. 5). The structure 
approximately can be regarded as the contact length of L = 
L1 + L2 + L3, and the critical length, L,, at which the S / D  
resistance begins to increase is given by l/a. L, is 0.5 pm 
for pc = 10-6Rcm2, and 0.16 p m  for pc = 10-7Rcm2. 
Since L1+ L2 is larger than L, for p, = 1 0 - ~  Rcm2, the s / D  
resistance is insensitive to L3. The S / D  resistance increases 
when L1+ La + L3 is smaller than L, for pc = Rcm2. 
Consequently, the structure should be designed with L2 > 1/P 
for devices without silicidation, and L1 + L2 + L3 > l/a for 
devices with silicidation. 
The S / D  resistance decreases rapidly when the silicide 
thickness increases from zero to a certain thickness, and then 
rather insensitive to the silicide thickness over a wide range 
Rcm2, and 0.22 pm for pc = Rcm2. 
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Dependence of effective contact length on consumed SO1 thickness. 
thicknesses, and increases rapidly when almost all the SO1 
layer is silicided (Fig. 6). 
When the silicide thickness increases, the sheet resistance of 
residual SO1 layer increases, current flows long in the silicide 
to reduce the total resistance, and the effective contact length, 
L,H, which is given by l / a  [13], decreases (Fig. 7). LeE 
becomes comparable to d ,  when almost all the SO1 layer is 
silicided, and then the total resistance increases significantly. 
When the silicide layer is quite thin, the sheet resistance 
,of the silicide layer cannot be negligible compared with that 
of residual SO1 layer. The critical silicide thickness at which 
both sheet resistances become comparable is given by 
d,, = d,.  
P E  
Since p,, is smaller than p, by about two orders of magnitude, 
the critical thickness is about one hundredth of the initial 
SO1 thickness. This is why the S/D resistance decreases 
significantly with a thin silicide layer. 
Berger's and Scott's TML models give almost the same S/D 
resistance (Fig. 6), which means that the sheet resistance of the 
silicide layer does not contribute to the total S/D resistance. 
Both TML models overestimate the S/D resistance when the 
silicide thickness is comparable to the initial SO1 thickness 
where the current flow through the side contact region ( R , f )  
must be considered. Consequently, when the silicide is thin 
compared to the initial SO1 thickness, Berger's simple TML 
model is sufficiently accurate, but when most of the SO1 layer 
is silicided, our model must be used. 
50 
w . I O W  
Fig. 9. 
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Dependence of S/D resistance on initid SO1 thickness. 
From the above results, assuming that R,, = 0, (6) is 
further simplified as 
1 
I 
(15) P tanh [P(Li + Lz + L3)] 1 RT = +-  
R* RCf 
which does not lose accuracy (Fig. 6). 
The S/D resistance of side contact structure is almost the 
same as that of surface contact structure for p c  = 1 0 - ~  Rcm2 
(Fig. 8) because  le^ is smaller than L3 (Fig. 7).  le^ is, 
however, larger than L3 for p, = Qcm', and hence 
the S/D resistance of side contact structure is larger than that 
of surface contact structure. When consumed SO1 thickness 
increases, Les decreases, and then the S/D resistance of side 
contact structure is almost the same as that of surface contact 
structure even for p, = 1 0 - ~ R c m ~ .  
The S/D resistance increases with decreasing initial SO1 
thickness (Fig. 9) because large R,  decreases L,H. Therefore, 
increasing L1, Lz, or L3, does not suppress the S D  resistance 
increase. To reduce the resistance of such thin SO1 devices, a 
stacked structure must be developed. 
So far, we have treated pc and ps independently. How- 
ever, both are functions of the doping concentration and are, 
therefore, related. Although the relationship depends on the 
process and hence is not well established, we used the values 
reported in [ 161 and [ 171 (Fig. 10). The dependence of the S/D 
resistance on the doping concentration is similar to that of p,, 
that is, the contact resistance dominates the S/D resistance 
(Fig. 11). Since the S / D  resistance increases significantly with 
decreasing ND, ND should be as high as possible which may 
be upper limited by the solid solubility. 
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We solved the differential equations and boundary condi- 
tions for our model using conventional methods. We assumed 
that a voltage VA is applied to the electrode, and the potential 
for x3 = L3 is zero (Figs. 1 and 2). 
A .  Differential Equations 
For regions I and 111 in Fig. 1, the differential equations for 
the voltage in the silicide region Vms and SO1 region Vs, and 
the current in silicide region Ims and SO1 region Is are 
1019 10'9 1020 102' 
N, (cmJ) 
(A- 1 ) 
Fig. 10. Dependence of pc and ps on doping concentration. 
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Fig. 1 1 .  Dependence of S/D resistance on doping concentration. 
We also assumed a uniform doping concentration in the SO1 
layer. We can extend our model to nonuniform concentrations 
by replacing (4) with 
-8 - 1  
R - W  cf  [ id= &] - *  
IV. CONCLUSION 
We developed a source/drain contact ( S / D )  resistance model 
for silicided thin-film SO1 MOSFET's, and analyzed its de- 
pendence on the device parameters relevant to thin-film SO1 
MOSFET's. Our model includes the existing TML models as 
special cases. The existing TML models overestimate the S / D  
resistance when the consumed SO1 thickness approaches the 
initial SO1 thickness. We also simplified our model without 
losing accuracy. 
The S / D  resistance is insensitive to the silicide layer length 
when the length exceeds l / a ,  and is also insensitive to the 
silicide thickness except when the SO1 layer is fully silicided 
and the resistance increases significantly. The S / D  resistance 
also increases significantly when the silicide thickness is less 
than one hundreth of the initial SO1 thickness. To obtain a low 
S / D  resistance the specific contact resistance must be reduced, 
that is, the doping concentration at the silicide-SO1 interface 
must be high. 
(A-2) 
where subscript j denotes the region number. These differen- 
tial equations are also valid for the side contact structure. 
The differential equations in region I1 are 
B. Boundary Conditions 
I )  Suiface contact structure Region I 
(A-6) 
(A-7) 
Region I1 
(A- 1 1) 
(A-12) 
Region 111 
(A-14) 
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2) Side contact structure Region I11 
(A-17) 
(A-18) 
(A-19) 
(A-20) 
In both device structures, the S / D  resistance is 
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